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This thesis presents a novel current-controlled oscillator (CCO). It charges and 
discharges a source-coupled capacitor periodically with well-controlled current sources. 
Its current-to-frequency conversion relies on passive components, which are insensitive 
to the temperature and process variations. The proposed CCO is compact and area-
efficient. Moreover, compared to ring-oscillator and LC-tank oscillator, it exhibits much 
wider tuning range and better linearity. Therefore, it suits the modern system-on-chip 
(SoC) design. 
This linear CCO can be used for data conversion. Following the oscillator with a 
digital counter, it is equivalent to an analog-to-digital converter (ADC). This architecture 
becomes attractive because of its simplicity and digital-intensive nature. For obtaining N-
bit resolution, 2N-1 cycles are counted. By increasing the oscillating frequency, more bits 
are resolved within certain sampling period. Oscillator-based ADCs are good candidates 
for high-speed, low-resolution applications, such as serial link and hard-disk drive.  
In this thesis, the well-known source-coupled multivibrator is introduced first. We 
then replace the resistive loads with PMOS transistors operating in saturation region and 
 v 
its channel length modulation effect makes their output resistance independent of the 
input current. This enables a constant voltage swing across the integrating capacitor. As a 
result, the oscillating frequency becomes linearly proportional to the input current.  
Quantitative equations are derived to obtain the current-to-frequency conversion 
gain. We use small-signal model to analyze the conditions for oscillation. Sources of 
nonlinear current-to-frequency conversion are discussed as well. To address these 
problems, we propose several analog/mixed-signal techniques including cancellation of 
effects that cause nonlinearity in the transfer characteristics and replica biasing.  
A design prototype is implemented in 130𝑛𝑛𝑛𝑛 CMOS technology. Simulation 
results indicate that this circuit can oscillate up to 2 GHz with 8-bit dynamic range. 
Furthermore, the current-to-frequency characteristic is insensitive to process and 
temperature variations. The measured data are in accordance with the simulation results 
and prove the effectiveness of this novel CCO. 
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Chapter 1:  Introduction 
1.1 OVERVIEW 
Oscillators are widely used in applications such as phase-locked loops (PLLs), 
frequency synthesis and clock data recovery (CDR). They generate periodic waveforms 
that are used as timing references. The voltage/current-controlled oscillators 
(VCOs/CCOs) are oscillators whose output frequency is controllable by input voltage or 
current.  
In this thesis, we focus on the analysis and design of a linear current-controller 
oscillator with wide tuning range. First, we revisit the well-known oscillator structure, 
namely the emitter/source-coupled multivibrator. By replacing the resistive loads with 
active transistors, we can control the oscillating frequency linearly by changing the input 
current. 
The theoretical equations describing the current-to-frequency conversion are 
obtained first. Meanwhile, we derive the conditions for oscillation based on small-signal 
model. The linearity of the CCO is degraded by the circuit non-idealities. Especially at 
high frequency, it behaves differently from what is predicted by the simple model we 
used for analysis. To address these problems, we propose several circuit techniques such 
as nonlinear cancellation, replica biasing and feedback. These techniques are suitable for 
different applications. For example, the nonlinear cancellation is necessary for high 
frequency application.  
A CCO prototype using nonlinear cancellation is implemented in 130𝑛𝑛𝑛𝑛 CMOS 
technology. Simulation results indicate that it can run up to 2𝐺𝐺𝐺𝐺𝐺𝐺. The measured results 
show that this oscillator maintains very good linearity in the frequency range up to 




Recent publications [1]-[10] have revealed that, the VCOs/CCOs can be used in 
high-performance ADC. In [1]-[8], ring-oscillator replaces the conventional comparator-
based multi-bit quantizer in the continuous-time delta-sigma modulator. The architecture 
presented in [9], [10] digitizes the phase output with a digital counter. This structure is 
concise and simple because only one precision analog building block, namely a 
VCO/CCO is required. The resolution of ADC depends solely on the linear tuning range 
of the VCO/CCO. For an N-bit resolution data converter, the oscillator has to run 2𝑁𝑁 − 1P 
clock cycles. As an example, for video application, a 20MS/s ADC with 10-bit resolution 
is required. Therefore, the peak oscillating frequency goes up to 20𝐺𝐺𝐺𝐺𝐺𝐺. 
To design an oscillator for data conversion is quite different from for frequency 
generation in communication system. The latter one needs an oscillator with very low 
phase noise. However, for data conversion, wide tuning range and high linearity are more 
important.  
In all categories of oscillator, the ring-oscillator can work over wide tuning range, 
but is prone to process, voltage and temperature (𝑃𝑃𝑃𝑃𝑃𝑃) variations. The LC-tank oscillator 
exhibits excellent phase noise performance, but is poor in tuning range and area 
efficiency. Therefore, we investigate the relaxation oscillator in this thesis. While the 
phase noise of the relaxation oscillator is inferior to the phase noise of the LC-tank 
oscillator, it is robust, insensitive to 𝑃𝑃𝑃𝑃𝑃𝑃 variations and able to operate over wide tuning 




1.3 THESIS ORGANIZATION 
Chapter 2: The history of the emitter/source-coupled multivibrator is revisited. 
The oscillating frequency is analyzed and discussed.  
Chapter 3: The novel current-controlled oscillator is presented. The current-to-
frequency conversion gain is derived. Based on the small-signal model, we obtain the 
conditions for oscillation. We also examine the sources of circuit nonlinear behavior to 
figure out the trade-offs between tuning range and linearity. To improve the linearity, 
several circuit techniques are discussed. 
Chapter 4: The circuit implementations and layout details are presented. 
Chapter 5: Simulation and silicon-measured results are shown. We discuss the 
reasons for the discrepancies. 










Chapter 2:  Multivibrator 
2.1 INTRODUCTION  
Multivibrator is simple and popular. Fig. 2.1(a) shows the block diagram of a 
classic multivibrator. It consists of a bidirectional current source (𝐼𝐼𝑖𝑖𝑖𝑖), an integrating 
capacitor (𝐶𝐶𝑖𝑖𝑖𝑖𝑖𝑖) and a comparator. The constant current source charges/discharges 𝐶𝐶𝑖𝑖𝑖𝑖𝑖𝑖 
between two well-defined voltages, 𝑃𝑃𝐻𝐻  and  𝑃𝑃𝐿𝐿 . The block diagram shows the two 
threshold voltages as inputs to the comparator, which is assumed to act instantaneously. 
The waveforms of the charging current and voltage on 𝐶𝐶𝑖𝑖𝑖𝑖𝑖𝑖 are plotted in Fig. 2.1(b). 















Fig. 2.1(b) Waveforms of the output voltage and charging current. 
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2.2 EMITTER-COUPLED MULTIVIBRATOR 
The emitter-coupled multivibrator was proposed in 1950s and first implemented 
based on bipolar-junction-transistors (BJTs) [11]. Fig. 2.2 shows the schematic of a fully 
differential emitter-coupled multivibrator. It consists of two load resistors 𝑅𝑅, a BJT cross-
coupled pair 𝑄𝑄1and 𝑄𝑄2, an emitter-coupled integrating capacitor 𝐶𝐶 , two current sources 
(implemented with BJTs) and two voltage level shifters. To calculate the period of 
oscillation, we assume that the circuit is fully symmetrical. Initially, 𝑄𝑄1 is off and 𝑄𝑄2 is 
on. Since no current go through 𝑄𝑄1, the base and the emitter of 𝑄𝑄2 are 𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐿𝐿𝐿𝐿 
and  𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐿𝐿𝐿𝐿 − 𝑃𝑃𝐵𝐵𝐸𝐸  ( 𝑃𝑃𝐿𝐿𝐿𝐿 is the voltage drop of the level shifter), respectively. 
Meanwhile, the base of 𝑄𝑄1 is 𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐿𝐿𝐿𝐿 − 2𝐼𝐼1𝑅𝑅. One copy of current 𝐼𝐼1 charges 𝐶𝐶 and 
this causes the emitter of 𝑄𝑄1 to become more negative. When the emitter of 𝑄𝑄1 is one 
𝑃𝑃𝐵𝐵𝐸𝐸 below its own base voltage, it starts to conduct current. As a result, the multivibrator 
switches to the other state (𝑄𝑄1 is on and 𝑄𝑄2 is off). As long as the cross-coupled pair 
provides enough loop gain, this circuit will toggle between two different states by 








Fig. 2.2 Circuit diagram of an emitter-coupled multivibrator. 
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In oscillation mode, the voltage swing of the bases of 𝑄𝑄1 R or 𝑄𝑄2 R is 2𝐼𝐼1𝑅𝑅. Since 
the voltage drop across the base and emitter stays constant in oscillation, the voltage 










                     (2.1) 
 
𝑓𝑓 =  1
8𝑅𝑅𝐶𝐶
                           (2.2) 
 
According to (2.2), the product of the resistance and capacitance defines the 
oscillating frequency. Therefore, it is insensitive to the temperature variations since 
passive devices are more temperature-independent compared to active counterparts.  
 
2.3 SOURCE-COUPLED MULTIVIBRATOR 
The source-coupled multivibrator, replacing the BJTs in Fig. 2.2 with the CMOS 
transistors, was proposed in late 80s. The schematic of a source-coupled multivibrator is 
shown in Fig. 2.3. It is composed of two load resistor 𝑅𝑅, a CMOS cross-coupled pair 𝑀𝑀1 
and 𝑀𝑀2, an integrating capacitor 𝐶𝐶 and two current sinks. This circuit works in a similar 
way to the emitter-coupled multivibrator. However, the gate-source voltage drop of 𝑀𝑀1 
and 𝑀𝑀2 is not constant as the input current varies. Therefore, the voltage swing across 𝐶𝐶 










Fig. 2.3 Circuit diagram of source-coupled multivibrator. 
In [12]-[14], analytical equations are derived to calculate the oscillating 
frequency. According to [14], at low frequency, the oscillator behaves similar to what we 
modeled in Fig. 2.1(a). However, at high frequency, it becomes a sinusoidal (resonance) 
oscillator. The analytical equation at high frequency is given by: 
 




                   (2.3) 
 
Where 𝑔𝑔𝑚𝑚 is the small-signal transconductance of the cross-coupled pair, 𝐶𝐶𝑔𝑔𝑔𝑔 
and 𝐶𝐶𝑔𝑔𝑔𝑔 are the gate-source and gate-drain capacitance of the cross-coupled pair. 
According to (2.3), the oscillating frequency is not only dependent on passive 
components, but also related to the device parameters of 𝑀𝑀1and 𝑀𝑀2.  
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Fig. 2.4(a) and (b) plot the two operation modes (relaxation and resonance) 
running at 70𝑀𝑀𝐺𝐺𝐺𝐺 and 900𝑀𝑀𝐺𝐺𝐺𝐺, respectively. In Fig. 2.4(a), the differential voltage on C 
(1𝑝𝑝𝑝𝑝) exhibits clear triangular shape and the charging current stays reasonable constant 
across the period. In Fig. 2.4(b), we use much smaller C (50𝑓𝑓𝑝𝑝). The waveform becomes 
smooth since the high frequency harmonics are attenuated by the resonance network. The 
constant charging assumption is not valid here.  
 
Fig. 2.4(a) Waveform of a source-coupled multivibrator in relaxation mode.  
 
Fig. 2.4(b) Waveform of a source-coupled multivibrator in resonance mode. 
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Chapter 3:  Current-Controlled Oscillator 
3.1 INTRODUCTION 
The emitter/source-coupled multivibrator discussed in the previous chapter is 
compact and insensitive to 𝑃𝑃𝑃𝑃𝑃𝑃 variations. Unfortunately, the oscillating frequency is 
fixed and defined by the device parameters such as resistance and capacitance. To design 
a linear current-controlled oscillator, we need the oscillating frequency to vary with the 
input current.   
Let us revisit the operation of multivibrator briefly. Essentially, two current 
sources charge and discharge an integrating capacitor periodically. If the voltage on the 
integrating capacitor exceeds the thresholds, the control logic reconfigures the switches 
and changes the charging direction. The oscillation period/frequency can be derived 
based on the operation and given by : 
 
∫ 𝐼𝐼𝑖𝑖𝑖𝑖 ∙ 𝑑𝑑𝑑𝑑
𝑖𝑖=𝑇𝑇/2
𝑖𝑖=0 = 𝐶𝐶(𝑃𝑃𝐻𝐻 − 𝑃𝑃𝐿𝐿)               (3.1) 
 
Here 𝐼𝐼𝑖𝑖𝑖𝑖 is the input charging current, 𝐶𝐶 is the coupling capacitor connected 
between the sources, 𝑃𝑃𝐻𝐻 𝑎𝑎𝑛𝑛𝑑𝑑 𝑃𝑃𝐿𝐿 are the two reference voltages. To simplify the analysis, 











                  (3.3) 
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Where 𝑃𝑃𝐿𝐿𝑆𝑆 stands for the peak-to-peak voltage swing on  𝐶𝐶 set by the voltage 
drop across the resistive loads in Fig. 2.2. However, the voltage drop is proportional to 
the input current for an emitter/source-coupled multivibrator. As a result, the oscillating 
frequency is not tunable. The basic idea of the proposed current-controlled oscillator is to 
decouple 𝐼𝐼𝑖𝑖𝑖𝑖 from VSW. 
In the following sections, we first go through several existing techniques. Based 
on the pre-arts, a new current-controlled oscillator replacing the resistive loads with 
PMOS active loads is presented. Conditions for oscillation and circuit nonlinear 
behaviors are also analyzed. In last part, we discuss several circuit techniques that can 
improve the tuning range and/or the linearity. 
 
3.2 PRE-ART OF CURRENT-CONTROLLED OSCILLATOR 
In order to obtain current-control of the frequency, the first modification is to 
keep the load voltage drop constant for different input current. The buffered emitter-
coupled multivibrator is proposed. Here a diode is connected in parallel with the load 
resistor as shown in Fig. 3.1.  
The circuit works as follows: we assume that the voltage of the resistive load is 
large enough to turn on the bypass diode 𝐷𝐷1 and 𝐷𝐷2. Then the base and emitter of 𝑄𝑄4 are 
(𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐵𝐵𝐸𝐸) and (𝑃𝑃𝐷𝐷𝐷𝐷 − 2𝑃𝑃𝐵𝐵𝐸𝐸), respectively. Since the base of 𝑄𝑄3 equals to the supply 
voltage, the base and emitter of 𝑄𝑄2 are (𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐵𝐵𝐸𝐸) and (𝑃𝑃𝐷𝐷𝐷𝐷 − 2𝑃𝑃𝐵𝐵𝐸𝐸), respectively. 
Since 𝑄𝑄2  is off, one copy of current 𝐼𝐼𝑖𝑖𝑖𝑖  charges the capacitor 𝐶𝐶  and its emitter 
becomes more negative. 𝑄𝑄1 will eventually turn on when the voltage of emitter becomes 
smaller than (𝑃𝑃𝐷𝐷𝐷𝐷 − 3𝑃𝑃𝐵𝐵𝐸𝐸). 𝑄𝑄1 starts to conduct current from the resistor and pulls down 
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the base and emitter voltage of 𝑄𝑄3. The base voltage of 𝑄𝑄2 moves to more negative value 
accordingly, causing 𝑄𝑄2 to cut-off. This circuit switches to the other state. 









                         (3.4) 
 
𝑓𝑓 =  𝐼𝐼𝑖𝑖𝑖𝑖
4𝐶𝐶𝑉𝑉𝐵𝐵𝐵𝐵
                           (3.5) 
 
Since the denominator in (3.5) is constant (~0.7v), the oscillating frequency is 
linearly proportional to the input current. However, this structure shows strong 
temperature dependence because 𝑃𝑃𝐵𝐵𝐸𝐸  is complementary-to-absolute-temperature 
(CTAT). The slope is roughly −2𝑛𝑛𝑃𝑃/℃, therefore, extra temperature compensation 









Fig. 3.1 Circuit diagram of a buffered emitter-coupled multivibrator. 
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Reference [15] solved the temperature dependence problem by using another 
differential pair to switch a fixed bias current 𝐼𝐼𝐵𝐵 though a resistor 𝑅𝑅𝐵𝐵. Therefore, the 
voltage swing 𝑃𝑃𝐿𝐿𝑆𝑆 becomes 2𝐼𝐼𝐵𝐵𝑅𝑅𝐵𝐵, which can be controlled precisely. As a result, the 
oscillating frequency becomes (3.6). It is proportional to the input current and able to 
achieve a tuning ratio of 1:1000 with very good linearity.  
 
𝑓𝑓 =  𝐼𝐼𝑖𝑖𝑖𝑖
4𝐶𝐶𝐼𝐼𝐵𝐵𝑅𝑅𝐵𝐵
                         (3.6) 
 
 
3.3 PROPOSED CURRENT-CONTROLLED OSCILLATOR 
The innovation in this thesis is to replace the resistive loads in Fig. 2.3 with 
PMOS active transistors. Here the channel length modulation provides a conductance 
proportional to the input current. Thus, the voltage drop across them becomes 
independent of current. This property translates into linear tuning characteristics. 
The circuit diagrams of single-ended and fully differential version are depicted in 
Fig. 3.2, respectively. Let us examine Fig. 3.2(a) for simplicity. We assume that all 
transistors operate in saturation. The ratio of PMOS and NMOS current mirror is 1:2 and 
1:1, respectively. 
Initially, 𝑀𝑀1  is on and 𝑀𝑀2  is off. The gate and drain voltage of 𝑀𝑀1  is 
𝑃𝑃𝐵𝐵 and (𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷), respectively. The gate voltage of 𝑀𝑀2 is (𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷). 𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷  is the 
drain-source voltage drop of 𝑀𝑀𝐷𝐷. The load current from 𝑀𝑀𝐷𝐷 flows through 𝑀𝑀1, splitting 
into two paths. One goes into the NMOS current sink and another copy charges 𝐶𝐶. The 
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source of 𝑀𝑀2 goes negative as the charging goes on until the gate-source voltage of 𝑀𝑀2 
exceeds the threshold. As a result, 𝑀𝑀2 turns on and the circuit enters into the other state. 
The fully differential current-controlled oscillator depicted Fig. 3.2(b) works in a 
similar fashion. The gate of 𝑀𝑀1 is connected to the drain of 𝑀𝑀2 to form a cross-coupled 
pair, producing positive feedback. Another PMOS transistor 𝑀𝑀𝐷𝐷2 is loaded between 𝑀𝑀2 
and the voltage supply to make it fully symmetrical. 
The fully differential current-controlled oscillator doubles the effective voltage 
swing and improves the noise immunity and common-mode rejection. However, the 
oscillating frequency halves because of the wider voltage swing. Therefore, the singled-
ended structure in Fig. 3.2(a) is better for high-speed application that requires wider 


















                  (a)                                  (b) 
Fig. 3.2 Proposed single-ended (a) and fully differential (b) CCO. 
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Fig. 3.3 shows the I-V characteristic curves with the resistive loads and active 
loads. In the resistive loads case, the intersect points (square) are pushed towards zero as 
the current increases. On the other hand, the intersect points with PMOS active loads 
(circle) are restricted in certain range with proper sizing. This modification greatly 
reduces the load variation and preserves the constant 𝑃𝑃𝐿𝐿𝑆𝑆. Fig. 3.4 plots the peak load 
voltage drop on  𝑀𝑀1 ( 𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷1) and 𝑃𝑃𝐿𝐿𝑆𝑆. We sweep the input current from 100 𝑢𝑢𝑢𝑢 to 
700 𝑢𝑢𝑢𝑢 , the corresponding variations of  𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷1  and  𝑃𝑃𝐿𝐿𝑆𝑆  are 54 𝑛𝑛𝑃𝑃  and 23 𝑛𝑛𝑃𝑃 , 
respectively. The residual fluctuation is smaller than 5% of the nominal value, which is 
caused by other circuit non-idealities discussed in next section. In summary, by replacing 
the resistive loads with PMOS active transistors, we are able to control the oscillating 




Fig. 3.3 Device characteristic curve with resistive and active load. 
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Fig. 3.4 Load voltage drop and peak voltage swing on C against input current. 
 
3.4 CONDITIONS FOR OSCILLATION 
In this session, the conditions for oscillation of the proposed current-controlled 
oscillator are derived. At low frequency, we use the very basic small-signal model with 
the assumption that all transistors are in saturation. Even though it is not valid for large 
signal transient operation, it still offers a good starting point for circuit design. As the 
input current and oscillating frequency increase, parasitic capacitances compromise the 
loop gain of the positive feedback. As a result, at some point, the oscillator does not 
operate properly.  
 
3.4.1 Low Frequency  
To obtain the analytical expression, we start from the small-signal single-ended 
model in Fig. 3.5(a) for simplicity. Assuming that all transistors are in saturation and the 






















           (a)                                 (b) 
Fig. 3.5 Small-signal model at low frequency (a) and high frequency (b). 
Let us assume that there is a small incremental voltage change (∆𝑃𝑃𝐷𝐷) at the gate 
of 𝑀𝑀2. It generates a small current 𝑖𝑖1 through 𝑀𝑀2. At low frequency, the small current 
goes through the source-coupled capacitor and flows back in to the source of 𝑀𝑀1 . 
Meanwhile, a small current 𝑖𝑖2 is generated by the 𝑃𝑃𝐷𝐷𝐿𝐿 change of 𝑀𝑀𝐷𝐷. If 𝑖𝑖1 > 𝑖𝑖2, then 
∆𝑃𝑃𝐷𝐷 is magnified. Therefore, the positive feedback provides enough loop gain, making 
the circuit oscillate. The condition for oscillation at low frequency is given by:  
 




> 1                             (3.9) 
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Where  𝑔𝑔𝑚𝑚 is the transconductance of 𝑀𝑀2 and 𝑔𝑔𝑔𝑔𝑔𝑔 is the output conductance 
of 𝑀𝑀𝐷𝐷. Assuming that the oscillator is in equilibrium, which means the DC current 𝐼𝐼𝑖𝑖𝑖𝑖 of 
𝑀𝑀2 and 𝑀𝑀𝐷𝐷 are the same, we can express 𝑔𝑔𝑚𝑚 and 𝑔𝑔𝑔𝑔𝑔𝑔 as follows: 
 
𝑔𝑔𝑚𝑚 =  
𝐼𝐼𝑖𝑖𝑖𝑖
𝑉𝑉𝑜𝑜𝑜𝑜
                   (3.10) 
 
                 𝑔𝑔𝑔𝑔𝑔𝑔 =  𝜆𝜆𝐷𝐷𝐼𝐼𝑖𝑖𝑖𝑖                  (3.11) 
 
Here 𝜆𝜆𝐷𝐷is the channel length modulation factor of 𝑀𝑀𝐷𝐷 and 𝑃𝑃𝑜𝑜𝑜𝑜 is the overdrive 




> 1                           (3.12) 
 
To make the oscillator regenerate, we need to keep the denominator far below two 
for enough design margins. Therefore, long-channel PMOS devices are preferred 
since 𝜆𝜆𝐷𝐷 is inverse proportional to the channel length. For 𝑀𝑀2, it is desirable to bias the 
transistor with low overdrive voltage. However, small overdrive voltage means large 
device size and parasitic capacitance. These undesired parasitic capacitances limit the 
highest oscillating frequency and the linearity of CCO. 
 
3.4.2 High Frequency 
However, equation (3.12) ignores other high frequency effects. As the oscillating 
frequency increases, the parasitic capacitances steal the charging current and reduce the 
loop gain. Moreover, the overdrive voltage of cross-couple devices increases with the 
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input current. As a result, the loop gain falls below one. Fig. 3.5(b) represents the 
simplified model at high frequency, which includes the parasitic signal paths. The 







∙ (𝑔𝑔𝑚𝑚 ∙ ∆𝑃𝑃𝐷𝐷)            (3.13) 
 






              (3.14) 
 
𝐼𝐼𝑒𝑒𝑓𝑓𝑓𝑓 > 𝑔𝑔𝑔𝑔𝑔𝑔 ∙ ∆𝑃𝑃𝐷𝐷                       (3.15) 
 
Where 𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝 is the parasitic capacitance at the source of the cross-coupled pair. 













 and 𝛼𝛼 = 𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝
𝐶𝐶
. With proper design and layout, parameter 𝛼𝛼  
should be smaller than 0.05 so that the overall performance is not limited by the parasitic 













� > 1                      (3.18) 
 
The magnitude of left term in (3.18) rolls off 20dB/dec after it hits the first pole 
at  𝑔𝑔𝑚𝑚
2𝐶𝐶𝑝𝑝𝑝𝑝𝑝𝑝
. It is reasonable to conclude that the pole is 10~15 times smaller than 








≅ 0.1𝜔𝜔𝑇𝑇              (3.19) 
 






= 3𝜇𝜇𝑃𝑃𝑜𝑜𝑜𝑜 2𝐿𝐿2⁄                (3.20) 
 
Here  𝜇𝜇  is the carrier-mobility of 𝑀𝑀1 𝑎𝑎𝑛𝑛𝑑𝑑 𝑀𝑀2. Therefore, for oscillation, long-
channel PMOS load and short-channel NMOS cross-coupled devices are desirable. The 
overdrive voltage of cross-coupled pair becomes a design nob for optimization. It should 




Several nonlinear sources make the proposed CCO behave differently from what 
we modeled in (3.3). In this session, we discuss the fundamental mechanisms behind and 
the effects on the transfer characteristics. 
 
 19 
3.5.1 Gate-Source Voltage of Cross-Coupled Pair 
Let us examine the circuit shown in Fig. 3.6. At the moment that 𝑀𝑀1 turns off 
and 𝑀𝑀2 is about to turn on, the source voltage of 𝑀𝑀1 and 𝑀𝑀2 are at their peak and 
valley, 𝑃𝑃𝐻𝐻 and 𝑃𝑃𝐿𝐿, respectively. We can derive the value of 𝑃𝑃𝐻𝐻 and 𝑃𝑃𝐿𝐿 and get the 














Fig. 3.6 Circuit operation in state transition. 
𝑃𝑃𝐻𝐻 = 𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝑔𝑔𝑔𝑔                        (3.21) 
 
𝑃𝑃𝐿𝐿 = 𝑃𝑃𝐷𝐷𝐷𝐷 − 𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷1 − 𝑃𝑃𝑖𝑖ℎ                   (3.22) 
 
𝑃𝑃𝐿𝐿𝑆𝑆 = 𝑃𝑃𝐻𝐻 − 𝑃𝑃𝐿𝐿 = 𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷1 −  𝑃𝑃𝑜𝑜𝑜𝑜                 (3.23) 
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𝑃𝑃𝐷𝐷𝐿𝐿𝐷𝐷1 is the load voltage drop of the PMOS active device (𝑀𝑀𝐷𝐷1) and 𝑃𝑃𝑜𝑜𝑜𝑜 is the 
overdrive voltage of cross-coupled pair (𝑀𝑀1 𝑎𝑎𝑛𝑛𝑑𝑑 𝑀𝑀2). Assuming that 𝑀𝑀1 𝑎𝑎𝑛𝑛𝑑𝑑 𝑀𝑀2 operate 
in saturation region in oscillation, we can simplify (3.23) with the square law model and 
obtain: 
 





             (3.24) 
 
The second term in (3.24) is proportional to the square root of input current 
causing nonlinear conversion gain. As the input current increases, the cross-coupled pair 
behaves as switches steering the current. As a result, 𝑀𝑀1 𝑎𝑎𝑛𝑛𝑑𝑑 𝑀𝑀2 operate in linear region 
rather than saturation region. The corresponding voltage swing expression becomes: 
 





                (3.25) 
 
As show in (3.25), the second term is proportional to the input current. Therefore, 
the nonlinear effect is stronger compared to (3.24). 𝑃𝑃𝐷𝐷𝐿𝐿𝑁𝑁 is the drain-source voltage 
drop of 𝑀𝑀1 𝑎𝑎𝑛𝑛𝑑𝑑 𝑀𝑀2 . With large input current, we assume that 𝑃𝑃𝐷𝐷𝐿𝐿𝑁𝑁  is small and 
constant. 
To reduce the nonlinear effects, we need to maximize the denominator of the 
nonlinear terms in (3.24) and (3.25). Therefore, we choose NMOS cross-coupled pair 
with large geometric ratio. However, large devices contribute huge parasitic capacitance 
compromising high frequency performance and oscillating range.  
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3.5.2 Charging Current 
Fig. 3.2 depicts a conceptual current source for simplicity. In actual design, a 
current mirror circuitry shown in Fig. 3.7(a) is required. It matches the current between 
the active loads and the current sinks to 2:1. However, the finite output impedance of the 
current mirrors causes mismatch errors on the net charging current. The errors are 
dependent on the input current and generate harmonic distortions. 
Fig. 3.7(a) is a static replica of the oscillator emulating the charging/discharging 
processing when 𝑀𝑀𝐷𝐷1 is conducting 2𝐼𝐼𝑖𝑖𝑖𝑖 and the gate of 𝑀𝑀1 is connected to supply 
voltage. We sweep the input current from 5𝑢𝑢𝑢𝑢 to 400𝑢𝑢𝑢𝑢. The actual current of 𝑀𝑀𝐷𝐷1 and 

















Fig. 3.7(b) Ideal charging current versus actual current 
 
It is clear that the actual charging current is slightly larger than the ideal value 
when the input is small. However, as increasing current, the PMOS loads and the NMOS 
current sinks are fighting with each other because of their finite output impedance. As a 
result, the actual current falls below the ideal one at some point (𝐼𝐼𝑖𝑖𝑖𝑖 ≅ 200𝑢𝑢𝑢𝑢). The 
discrepancy becomes larger as the input current increases. The error is about 12% of the 
ideal value when 𝐼𝐼𝑖𝑖𝑖𝑖 = 400𝑢𝑢𝑢𝑢.  
The bending shape of the transfer curve mainly contributes 2nd order harmonic 
distortion. Pseudo-differential structure using two CCOs cancels the even-order 
harmonics with 2x power and area penalty. Another effective way to resolve the current 
mismatch problem is to use cascode. It improves the output impedance of the current 
sources by sacrificing the output swing. Nevertheless, extra parasitic nodes slow down 
 23 
the oscillator. Therefore, to design a CCO oscillating above 1𝐺𝐺𝐺𝐺𝐺𝐺, we avoid using the 
cascode technique.  
In summary, the current mismatch is a big error source for the wide tuning range 
CCO. For high-speed design whose resolution or linearity is of less concern, we use long 
channel devices to make good current sources. For low-speed high-resolution design, 
cascode is preferred to improve the quality of current sources. 
 
3.5.3 Finite Switching Speed 
In the previous discussion, we assume that the switching speed is infinite and the 
transition time between two states is zero. However, it takes time and its value is relative 
constant in actual design. As the input current and oscillating frequency increase, the 
transition time becomes a larger portion of the overall period. As a result, at high 
frequency, the oscillating frequency is smaller than the value we predicted and its transfer 
curve becomes saturated. This bending shape of the current-to-frequency transfer curve 
also contributes 2nd order harmonic distortion. 
It is effective to improve the switching speed by increasing the bandwidth of the 
cross-coupled pair. As we move into advanced technology nodes, device scaling will help 
and mitigate this problem. 
 
3.6 PERFORMANCE IMPROVING TECHNIQUES  
According to the analysis in previous sessions, there are four major error sources 
contributing to the CCO nonlinearity:  
1) Voltage variations of the active loads.  
2) Gate-source/overdrive voltage variations of the cross-coupled pair.  
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3) Matching error of the current sources. 
4) Finite switching speed of the cross-coupled pair. 
3.6.1 Nonlinear Cancellation 
For high frequency application, it is desirable to use simple structure. Therefore, it 
would be instructive to design and bias the oscillator in a certain way so that the 
nonlinearities cancel with each other.  
Fig. 3.8 shows three transfer curves dominated by different nonlinear sources. 
Curve 1 indicates that the decreasing voltage swing on the source-coupled capacitor leads 
to up-tilt. Curve 2 shows that the input current matching error and the finite switching 
speed causes bend-down at high frequency. Therefore, we can linearize the transfer 
characteristics by cancelling the two nonlinear effects properly as curve 3.  
Unfortunately, the cancellation relies on different physical mechanisms that are 
uncorrelated. Therefore, the cancellation effect is sensitive to the process and temperature 
variations. We implemented a CCO based on this technique. Details of the chip design 
and simulation results are explained in Chapter 4 and Chapter 5, respectively. 
 
 
Fig. 3.8 Nonlinear cancellation. 
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3.6.2 Replica Biasing 
The load voltage variation depends on the strength of PMOS loads and NMOS 
current sinks. It is sensitive to the process and temperature variations. Even with optimal 
design, it is very hard to keep the variation below 2% in all corners. To obtain high 
accuracy, we need extra circuit techniques to improve the quality of the load voltage.  
Here the replica biasing technique is used. In addition to the core circuit for 
oscillation, another slave copy is added to provide information correlated with the 
master/core oscillator. By sensing the circuit parameters of the slave part, we can 
compare them with voltage/current references and tune the master/core part adaptively.  
The circuit diagram is shown in Fig. 3.9. We degenerate the PMOS loads with 
tunable MOS resistors operating in linear region. It provides a nob to adjust the current 
density so that the load voltage drop remains constant over the full input range. The 
strength of the degenerated MOS resistor should be designed properly to cover a wide 
dynamic range.  
The load voltage drop increases due to the degeneration. As a result, the current-
to-frequency conversion gain decreases. Essentially, it trades speed for accuracy. In 
summary, it is a powerful technique to improve the linearity of the transfer characteristics 
with small hardware overhead. 
 
3.6.3 Gate-Source Voltage Control  
As discussed in Section 3.5, the gate-source voltage variation of the cross-coupled 
pair is a major nonlinear source. When we sweep the input current from 2𝑢𝑢𝑢𝑢 to 512𝑢𝑢𝑢𝑢, 
the equivalent overdrive voltage is nearly doubled, causing big nonlinearity on the 
transfer characteristics. 
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In Fig. 3.10, the gray dashed boxes with NMOS device in feedback replace the 
purely NMOS cross-coupled pair. The inputs of the amplifier become the new gate and 
source terminals. Therefore, the gate-source voltage variation is suppressed by the 
amplifier’s gain. As a result, we can restrict it to a small value. Here an amplifier with 
gain of 20-30 dB is good enough. Therefore, we can apply this technique even in 20nm 
technology. Similar to all feedback systems, at high frequency, the loop gain drops. 





















Fig. 3.10 Cross-coupled pair in feedback. 
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Chapter 4:  Circuit Implementation 
4.1 CIRCUIT DESIGN 
In this chapter, the circuit design and optimization of the CCO are presented. Fig. 
4.1 shows the top-level diagram. The input current is injected into the core oscillator 
through current mirror as shown in Fig. 3.7(a). The oscillator generates differential 
output. A buffer is inserted to convert the differential signal into full-swing single-ended 




Oscillator Buffer  
Fig. 4.1 Block diagram of the current-controlled oscillator prototype. 
 
4.1.1 Core Oscillator 
The full schematic of the core oscillator is shown in Fig. 4.2. The device sizing is 
provided in Table-1. In this prototype, we use low 𝑃𝑃𝑇𝑇 devices since they provide low 
threshold voltage and high transconductance. To improve the output impedance, we 
choose long channel devices for the current sources. On the load side, the channel length 
is set to 150𝑛𝑛𝑛𝑛 to reduce input dependent load voltage variation. 
For the cross-coupled pair, we prefer to use minimal channel length because it 
delivers the high speed and wide bandwidth. According to (3.3), small source-coupled 
capacitance produces high oscillating frequency; however, the nonlinear junction 
capacitances (𝐶𝐶𝐿𝐿𝐵𝐵1,𝐶𝐶𝐷𝐷𝐵𝐵2) will degrade the linearity of the transfer characteristics at high 
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frequency. We choose a 50𝑓𝑓𝑝𝑝 Metal-Oxide-Metal (MoM) capacitor and make sure that 










Fig. 4.2 Full schematic of the CCO. 
 
 
 Device type 𝑊𝑊 𝐿𝐿⁄  (𝑢𝑢𝑛𝑛) 
𝑀𝑀1/𝑀𝑀2 NMOS lvt 12/0.12 
𝑀𝑀3/𝑀𝑀4 NMOS lvt 12/0.24 
𝑀𝑀5 NMOS lvt 12/0.24 
𝑀𝑀0 PMOS lvt 12/0.15 
𝑀𝑀6 PMOS lvt 9/0.15 
𝑀𝑀7/𝑀𝑀8 PMOS lvt 12/0.15 
C MoM Cap 12.28/11.9 (x4) 
Table 1. Device sizing of the core oscillator. 
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4.1.2 Differential to Single-Ended Buffer 
The oscillator output is differential with limited swing (~400𝑛𝑛𝑃𝑃). Therefore, a 
buffer is required to convert it into full-swing single-ended signal. Moreover, the buffer 
provides gain to block the kick-back switching noise from the digital side. The schematic 






Fig. 4.3 Schematic of the differential to single-ended buffer. 
 
 Device type 𝑊𝑊 𝐿𝐿⁄  (𝑢𝑢𝑛𝑛) 
𝑀𝑀1/𝑀𝑀2 NMOS lvt 4/0.12 
𝑀𝑀3/𝑀𝑀4 PMOS lvt 16/0.12 
Table 2. Device sizing of differential to single-ended buffer. 
 
4.1.3 Frequency Divider 
The frequency divider is implemented on-chip to facilitate the measurement. It is 
composed of seven divide-by-2 D-flip-flops (DFFs) in cascade as depicted in Fig. 4.4(a). 
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The maximal division ratio is 128 in our design. We adopt the true single-phase-clock 





























Fig. 4.4(b) Schematic of the TSPC DFFs. 
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4.2 LAYOUT IMPLEMENTATION 
4.2.1 Core Oscillator 
Essentially, the core oscillator is the most critical part in our design. The layout of 
this block was done with great care to reduce the parasitic capacitance. Symmetrical 
layout also improves the common-mode rejection and noise immunity.  
Fig. 4.5 shows the layout of the core circuits (source-coupled capacitor is not 
shown). We use multi-finger structure extensively to reduce the gate resistance. In 
addition, the active regions of cross-coupled pair are shared with the NMOS current 
source. It reduces the parasitic capacitances at the source terminals by a factor of two. 
This arrangement improves the linearity performance at high frequency. 
 
 
Fig. 4.5 Layout of the core oscillator 
 
4.2.2 Buffers and Frequency Divider 
Fig. 4.6 shows the digital circuits including the differential to single-ended buffer 
and the frequency divider. These building blocks were implemented manually and 




Fig. 4.6 Layout of the digital parts 
 
4.2.3 Floorplan 
The overall layout is shown in Fig. 4.7. The most critical analog blocks are placed 
at the top-right corner so that the input analog signals are well protected. The digital 
building blocks are arranged at the right side of the chip. All the gigantic output buffers 
are located at the bottom-left corner far away from the analog part. 
The chip includes 20 pads dividing into three different domains: analog, digital 
and I/O. The analog pads are located in top-right corners as well. The digital pads are 
placed close to the digital building blocks. The I/O pads contain all the supply and 
ground, driving 2 𝑝𝑝𝑝𝑝 capacitive loading. We separate them intentionally from the top-
right corner so that the large switching currents do not affect the analog performance.   
Large de-coupling capacitors are also added all around the chip (red parts) to 
attenuate the high frequency noise. The core area including the core oscillator and digital 
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circuits is about 150 𝑢𝑢𝑛𝑛 × 100𝑢𝑢𝑛𝑛. The total chip area is about 700𝑢𝑢𝑛𝑛 × 700𝑢𝑢𝑛𝑛.The 
















Chapter 5:  Simulation and Measurement Results 
A current-controlled oscillator prototype is implemented in 130𝑛𝑛𝑛𝑛  CMOS 
technology as a proof of concept. Careful layout and extraction reduce the impact from 
parasitic to minimum. The performance across different process and temperature corners 
are evaluated. The simulation and measurement results prove the effectiveness of our 
proposed CCO.  
For linearity analysis, we measure the current-to-frequency transfer curve 
statically by sweeping the input current from 2𝑢𝑢𝑢𝑢 to 512𝑢𝑢𝑢𝑢 for 8-bit dynamic range. 
Matlab provides a polynomial curve fitting function, converting the transfer curve into 
the following polynomial equation: 
 
𝑦𝑦 =  𝑎𝑎0 + 𝑎𝑎1𝑥𝑥 + 𝑎𝑎2𝑥𝑥2 + 𝑎𝑎3𝑥𝑥3 + ⋯               (5.1) 
 
By analyzing the nonlinear terms (𝑎𝑎2,𝑎𝑎3 …), we obtain the harmonic distortion 
power of the CCO. We also calculate the differential nonlinearity (DNL) and integral 
nonlinearity (INL) of the CCO based on the simulation and measured data.  
 
5.1 SIMULATION RESULTS 
5.1.1 Current-to-Frequency Transfer Curve 
Fig. 5.1 exhibits the block diagram of simulation setup. DC current is fed into the 
CCO. It charges/discharges the source-coupled capacitor and generates differential 










Fig. 5.1 Simulation setup of current-to-frequency transfer curve 
Fig. 5.2(a) plots the current-to-frequency transfer curves in different temperatures. 
The slope (conversion gain) of the transfer curve increases slightly with temperature. The 
peak oscillating frequency is about 2𝐺𝐺𝐺𝐺𝐺𝐺. In Fig. 5.2(b), we simulate the CCO in 
different process corners at room temperature. As expected, the oscillating frequency is 
insensitive to the process variations since it relies more on passive devices. The variation 




Fig. 5.2(a) Current-to-frequency transfer curve with different temperature. 
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Fig. 5.2(b) Current-to-frequency transfer curve with different process corners. 
 
5.1.2 DNL and INL 
DNL and INL are the most cited specifications describing the performance of a 
data conversion system. Fig. 5.3 shows the DNL and INL with full scale input current of 
512𝑢𝑢𝑢𝑢. The DNL is +0.31/-0.32 LSB and INL is +2.0/-2.2 LSB, respectively. The 
discontinuous jump points on the DNL plot are caused by the segmentation we use to 
speed up the simulation. The shape of the INL curve proves again that even order (2nd) 
harmonic distortions are the main nonlinear sources. Therefore, we can improve the CCO 
linearity by using pseudo-differential structure. Fig. 5.4 shows the DNL and INL curve of 
a pseudo-differential CCO. The DNL is improved to +0.17/-0.17 LSB and INL is 
improved to +0.75/-0.75 LSB. In summary, the proposed CCO exhibits excellent linearity 
up to 2𝐺𝐺𝐺𝐺𝐺𝐺 . Much higher frequencies should be possible as we migrate to more 




Fig. 5.3 Simulated DNL and INL of the CCO. 
 
Fig. 5.4 Simulated DNL and INL of the pseudo-differential CCO. 
 
5.1.3 Phase Noise 
For conventional oscillator design, noise performance, especially phase noise, is 
the most important specification. Local oscillator (LO) with poor phase noise degrades 
the SNR of a receiver system. Fortunately, for application like data conversion, the effect 
of the phase noise is minor compared to the nonlinearity. In high-speed low-resolution 
system, quantization noise is the dominant noise source. For high-resolution data 
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conversion system, the oscillator is placed inside a loop. Therefore, the phase noise is 
suppressed.  
Fig. 5.5 shows the phase noise result in “pnoise” analysis when the CCO runs at 1 
GHz. At 1𝑀𝑀𝐺𝐺𝐺𝐺 offset frequency, the phase noise is about -75 dBc/Hz. The flicker noise 
from the cross-coupled pair contributes to the -30 dB/dec slope. The noise performance is 




Fig. 5.5 Phase noise of the CCO at 1GHz. 
 
5.2 MEASUREMENT RESULTS 
The CCO was fabricated in standard CMOS 130nm technology. Fig. 5.6 shows 
the chip photograph. The core area is 150𝑢𝑢𝑛𝑛 × 100 𝑢𝑢𝑛𝑛. The measurement setup is 
shown in Fig. 5.7. A 12-bit DAC feeds the input current into the CCO. The output 
frequency is divided by 128 times. A digital frequency counter counts the divided 











Fig. 5.7 Measurement setup. 
Fig. 5.8 shows the measured transfer characteristics with 1v supply. The CCO 
operates properly when the input current varies from 20𝑢𝑢𝑢𝑢  to  420𝑢𝑢𝑢𝑢 . The peak 
measured oscillating frequency is 550𝑀𝑀𝐺𝐺𝐺𝐺 . The operation at low current/frequency 
range matches the simulation results. Extra higher-than-expected parasitic capacitance 
slows down the oscillation and stops the circuit from regenerating at high frequency.  
In summary, the measured data exhibits smaller dynamic range due to 
implementation imperfections. Nevertheless, in the frequency range up to 550𝑀𝑀𝐺𝐺𝐺𝐺, it 
still shows very linear transfer characteristics. 
 40 
 















Chapter 6:  Conclusion and Future Work 
6.1 CONCLUSION 
In this thesis, a novel current-controlled oscillator based on the source-coupled 
multivibrator is presented. By replacing the resistive loads with active loads, the voltage 
swing on the source-coupled capacitor becomes independent of the input current. As a 
result, the oscillating frequency varies linearly with the input current. Mathematical 
equations describing the conversion gain and the conditions for oscillation are derived. 
However, the tuning range and linearity of the CCO are limited by the circuit non-
idealities such as residual load voltage variation, gate-source voltage change of the cross-
coupled pair and the input current mismatch. At high frequency, the operation of the 
CCO deviates from our model. As explained, the net charging current and the voltage 
swing reduce as the input current increases. These input-dependent errors lead to the 
nonlinear behavior of the CCO. 
To address these problems, several circuit techniques are proposed. By cancelling 
the nonlinear effects from different sources, we obtain good linearity across wide tuning 
range. The implemented prototype incorporates this idea and shows good static 
performance. Other circuit techniques such as the replica biasing and feedback are also 
effective to mitigate the nonlinearities at low speed. 
A CCO prototype with nonlinear cancellation is implemented in CMOS 130𝑛𝑛𝑛𝑛 
technology. The simulation results indicate that this CCO is able to oscillate up to 2𝐺𝐺𝐺𝐺𝐺𝐺 
with wide dynamic range (8-bit). Furthermore, since the oscillating frequency is defined 
by the capacitor, it shows very small temperature and/or process variations compared to 
the ring-oscillator. The current-to-frequency conversion gain varies less than 3% across 
different process corners.  
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The physical layout of the CCO is very compact and area efficient. The core 
circuit only occupies 150 𝑢𝑢𝑛𝑛 × 100𝑢𝑢𝑛𝑛. Therefore, it is possible to integrate several of 
them onto one SoC. 
The measured results prove the effectiveness of the CCO. It is able to run up 
to 550𝑀𝑀𝐺𝐺𝐺𝐺. It quits oscillating at high frequency because of the parasitic capacitance and 
the layout imperfections. The main nonlinearity of the transfer characteristics are the 
even order harmonics. Therefore, we are able to improve the linearity substantially by 
using the pseudo-differential structure. In summary, the proposed linear current-
controlled oscillator exhibits wide tuning range. Its compact structure and low PVT 
sensitivity is very attractive.  
 
6.2 FUTURE WORK 
Based on the current work in this thesis, we can explore the opportunities in the 
three following directions: 
1) Pseudo-differential structure: As discussed in Chapter 5, the main nonlinear 
components are even order harmonics. Thus, we can improve the CCO 
linearity by using the pseudo-differential structure. 
2) Other linearity improving techniques: It is meaningful to design CCOs for 
different frequency range/linearity requirement with different techniques 
discussed in Chapter 3. 
3) Low voltage CCO design: The CCO is able to operate properly even with 0.5v 
supply voltage. Therefore, it is very interesting to design it in ultra-low 
voltage environment for low power biomedical applications. 
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